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Quantum computers are analog devices; thus they are highly susceptible to accumulative errors
arising from classical control electronics. Fast operation–as necessitated by decoherence–makes
gating errors very likely. In most current designs for scalable quantum computers it is not possible
to satisfy both the requirements of low decoherence errors and low gating errors. Here we introduce a
hardware-based technique for pseudo-digital gate operation. We perform self-consistent simulations
of semiconductor quantum dots, finding that pseudo-digital techniques reduce operational error
rates by more than two orders of magnitude, thus facilitating fast operation.
Quantum computation would not be feasible with-
out quantum error correction.[1] However fault-tolerant
codes can succeed only when error rates fall below a cer-
tain threshold.[2] Error management therefore involves
prevention as well as correction. In this letter we focus
on the prevention of quantum gate errors. There are
two possible approaches: perform the gates slowly (and
thus accurately), or quickly (with associated bandwidth
noise) using hardware that is relatively noise-tolerant.
NMR quantum computers have succeeded in performing
some simple quantum computations, by taking the slow
approach.[3] However, promising applications like the
factorization of large numbers[4] involve many quantum
gate operations. Indeed, more than 109 Toffoli gates are
required for factorizing a modest 130-digit number, us-
ing fault-tolerant codes.[1] Such computations may take
years to complete at NMR speeds. Further, NMR qubits
cannot be scaled up with current technologies. It is
therefore important to develop robust gating techniques
for faster, scalable technologies, including spin qubits in
semiconductors[5, 6] and superconducting qubits.[7]
We consider here a specific architecture: silicon-
germanium quantum dots containing single electrons.[5,
8, 9, 10, 11] The electrons are confined vertically by a
quantum well heterostructure and laterally by repulsive
electrostatic interactions with lithographically patterned
top-gates. Voltage pulses lower the potential barrier be-
tween pairs of quantum dots, moving the electrons to-
wards each other and “turning on” their exchange cou-
pling J .[5, 8, 9] Details of the device are given in Ref. 11.
The analog voltages that control couplings between the
spin qubits cannot be produced perfectly, resulting in
errors.[11] We consider relative uncertainties in the volt-
age height ∆V/V , arising from classical control electron-
ics. Such control errors are unavoidable–in practice, they
increase with the operating speed. The voltage V con-
trols two-qubit gate operations by “turning on” the qubit
coupling J . If the dependence of J on V is strong, then
even small voltage uncertainties lead to large coupling
errors.
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The slope ∂J/∂V determines the susceptibility of a
quantum dot device to voltage errors. The dimensionless
susceptibility is given by
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where V is the pulse height. Ω is useful because it con-
verts fractional voltage uncertainties into fractional gat-
ing errors: ∆J/J = Ω∆V/V . For virtually all qubit
proposals, Ω is greater than zero, and it may be quite
large for particular designs. Corresponding error rates
are large, causing error correction techniques to fail. The
requirement for fault tolerant computation is [1, 12]
Ω
∆V
V
< 10−4. (2)
The solid curve in Fig. 1 shows the dependence of ex-
change coupling J on voltage V , as computed for the
conventionally-gated quantum dot of Ref. 11. From
Eq. (1) we obtain Ω = 5-10. The reason Ω is large in this
architecture (and other spin qubit architectures) is that
the qubit coupling depends exponentially on the spac-
ing between the two electrons, due to the exponential
shape of the wavefunction tails. The strong dependence
of J(V ) translates into a large value of Ω. Consequently,
small uncertainties in the gate voltage produce substan-
tial coupling errors. Assuming Ω = 5-10, at the GHz
operation speeds needed to beat decoherence ∆V/V is
so large that Eq. (2) cannot be satisfied.[11]
A truly digital dependence of J on V (Fig. 1, dashed
curve) would give Ω ≃ 0, facilitating fault-tolerant com-
putation. Such a response is obviously desirable, but un-
feasible in an analog device. Here we propose a pseudo-
digital technique, in which the electrons are confined to
separate channels (Fig. 1, lower inset), such that they
move past each other instead of directly towards each
other.[13] There is a point of minimum separation where
the coupling J is a maximum and its dependence on V
is negligible. In other words, J(V ) becomes flat-topped.
It is not immediately obvious that such behavior can be
realized. In the following, we propose a specific pseudo-
digital design for quantum dot qubits, and demonstrate
its feasibility through detailed simulations of a realistic
silicon-germanium device.
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FIG. 1: Comparison of a conventional voltage-coupling func-
tion (exponential curve) and a hypothetical digital response
function (flattop curve). The conventional response was com-
puted in Ref. 11, where the voltage V controlled the barrier
height, and thus the overlap, between two quantum dots. The
resulting exchange coupling J was exponential in the qubit
separation, due to the change in overlap between the electron
wavefunctions (upper inset). A flattop response that is ro-
bust against gating errors can be obtained by sliding qubit
electrons transversely in channels (lower inset).
The main challenge for designing channel qubits is to
provide adequate travel for the sliding electrons. Ide-
ally, when the qubit coupling is turned “off,” the elec-
trons should be well separated. In the “on” configura-
tion, the coupling should be large enough to enable fast
operation. To meet this challenge we have developed a
bistable quantum dot design (Fig. 2). Using opposing
plunger gates, an electron is squeezed into either side of
a dot. The flattop “on” condition for J(V ) corresponds
to the side-by-side configuration of electrons in neighbor-
ing dots.
To determine the feasibility of the channel qubit ar-
chitecture, we model the double quantum dot device of
Fig. 2(b), containing one electron per dot. The het-
erostructure is the same as in Ref. 11. Precise Pois-
son and Schro¨dinger equation simulations are performed
using finite element techniques. A basis set of single-
electron wavefunctions is computed for each qubit in the
Hartree-Fock approximation. A two-electron basis set is
obtained in the configuration interaction approach, and
exact diagonalization is performed on the corresponding
Hamiltonion matrix. Image potentials arising from the
various gates, due to the qubit electrons, are computed
using Green’s functions techniques. The computations
are then iterated until self-consistency is achieved. We do
not consider impurities here, or other inevitable imperfec-
tions in the crystal lattice. However we note that disorder
cannot invalidate the basis of pseudo-digital control–the
existence of a minimum in the separation between the
two qubits.
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FIG. 2: Top-gate design for implementing a channel architec-
ture using bistable quantum dots: (a) scaled-up design with
many qubits, (b) two-qubit design, as simulated in this pa-
per. Opposing plunger gates (light gray) push electrons into
the top or bottom half of a given dot. Voltages on the chan-
nel gates (dark gray) remain constant and highly accurate,
controlling the maximum electron exchange coupling. Cou-
pling is “off” for up-down configurations (solid circles), and
“on” for side-by-side configurations (striped circles). Plunger
gates can be operated fast, because pseudo-digital techniques
make the coupling J insensitive to plunger gate voltage un-
certainties.
Fig. 3 shows the simulation results. As the plungers
force the electrons into their side-by-side configuration,
the exchange coupling grows, exponentially at first. The
coupling reaches a peak as the qubits slide past one an-
other; this is the flattop condition we exploit for pseudo-
digital control. The bistable dot design clearly enables
the desired range of electronic motion, from an “off”
state, where the qubit coupling is exponentially small,
to an “on” state, where J(V ) is flat-topped.
For the device studied here, the exchange coupling
achieves a maximum value of 0.4 µeV, corresponding to
gate time of 5 ns for the two-qubit SWAP. Faster oper-
ation can be achieved with appropriate modifications to
the qubit design. In the present work, we have assumed
minimum feature sizes of 30 nm for lithographic pattern-
ing, giving a qubit separation of 90 nm for the “on” con-
figuration. Since J decreases exponentially with qubit
separation, reducing the feature dimensions will increase
both J and the gating speed.
One of the key features of the qubits in Fig. 2 is that
the plunger gates and the channel gates perform very
different roles. The channel gates regulate the maxi-
mum value of J . Since the channel gate voltages are
held constant, this can be accomplished with arbitrary
precision. Switching J on and off is the function of the
plunger gates, as controlled by classical control electron-
ics. Ideally, plunger gate voltages will be varied quickly,
near GHz frequencies. This speed makes them subject
to the large uncertainties |∆V/V | ∼ 0.01 associated with
high-speed electronics.[11, 14] The key advantage to the
shape of J(V ) in Fig. 3 is that first order uncertainties
in V translate to second order errors in J . To estimate
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FIG. 3: Flattop coupling function J vs. normalized gate
voltage v, as computed for the gate architecture of Fig. 2b
and the semiconductor heterostructure of Ref. 11. Insets show
resulting charge densities at the extrema of J : coupling “off”
(v = 0) and coupling “on” (v = 1).[18]
the errors in J , we calculate the RMS deviation of J(V )
from its mean, assuming a uniform distribution of gate
voltages in the range ±∆V . This gives ∆J/J ≃ 5×10−4,
or Ω ≃ 0.05. Thus, the channel qubit design decreases
coupling errors by two orders of magnitude compared to
conventional gating architectures. This improvement is
accomplished in spite of the fact that the J(V ) curve in
Fig. 3 is only “flat” at a single point.
With these results, Eq. (2) suggests that coupling er-
rors ∆J will only need to be reduced by a factor of 5
to meet the 10−4 threshold level for fault tolerance. If
10−3 is more appropriate, then the present scheme will be
adequate.[2] This can be accomplished by improvements
in existing pulse generators, emphasizing the dependence
of scalable quantum computers on cutting-edge classical
technology. However, if enhancements in control elec-
tronics are not possible or desirable, Ω may be further
reduced by optimizing quantum dot designs. For exam-
ple, top-gate patterns can be developed that cause qubit
confinement potentials to become steeper. Small volt-
age fluctuations will then have less of an impact on the
electron positions, resulting in smaller fluctuations in J .
In general, both single and two qubit gates are required
for universal quantum computation. So far, we have only
demonstrated how to apply pseudo-digital techniques to
two-qubit operations. Fortunately, two qubit operations
are known to be universal for coded spin qubits.[15, 16]
Thus, universal quantum gate operations can be con-
trolled pseudo-digitally.
In this paper, we have shown how to construct qubits
that enable fast gating by pseudo-digital techniques. For
any quantum computer, gate operations must be per-
formed 104 times faster than the decoherence rate. How-
ever, unless special care is taken, fast operation results
in large gate errors. In general, an operational “sweet
spot” must exist where two fundamental constraints are
satisfied: the quantum gates are fast enough to beat de-
coherence and slow enough to be robust. Here we have
developed a hardware design for quantum dot spin qubits
that helps meet these criteria by increasing the speed at
which gating remains robust. The concept is general and
can be extended to many physical systems.[17]
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